Abstract
The noise performance of an InP BiCMOS process is presented. The process builds on IBM 90-nm RF CMOS and features heterogeneously integrated 250-nm InP DHBTs with f t /fmax values of ~300 GHz. Noise models have been extracted and the predicted performance agrees well with measurement. The results indicate that this technology is an excellent option for future millimeter-wave low-noise applications.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
