Abstract
This paper suggests a speed boosting technique for system area networks in massive parallel multiprocessor computers by decreasing the diameter and increasing the throughput of a pair of opposite simplex rings (a duplex ring), a couple and quadruple of such rings. The result is achieved through replacing a duplex ring with a pair of minimal switched multidimensional rings with different steps in each ring. The decreased diameter and increased throughput of rings appreciably reduce packet delivery delays in system area networks based on the pairs of such rings.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
