Abstract
A great deal of interest has emerged recently in the field of Boolean neural networks. Boolean neural networks require far less training than the conventional neural networks and have a variety of applications. They are also strong candidates for VLSI design. In this paper, a technique for learning representation of an adder-subtractor cell has been proposed. The technique can be exploited for the VLSI design of an arithmetic unit for a pipelined digital computer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
