Abstract
Visual simultaneous localization and mapping (VSLAM) technology has been used in many intelligent applications such autonomous car, unmanned aerial vehicle (UAV) and augmented reality (AR) for localization and trajectory generation. The VSLAM usually contains the frontend computation and the backend optimization. The backend optimization is an essential part of VSLAM which helps improve the precision and dominates the computation time ( 80 VSLAM. However, it includes large inner data dependency which is difficult to be accelerated using GPU. To address this issue, in this work, we propose a high performance VSLAM backend optimization hardware accelerator (named BOHA). Diverse design techniques have been proposed to reduce computation latency by avoiding the data redundancy in the backend optimization, including 1) a recursive fine-grain H-matrix decomposition computing architecture to improve the hardware utilization and reduce the data movement. 2) an early-computing technique with approximate linear solver to reduce the computation latency while maintaining high precision. 3) a twostage deep Schur elimination technique to reduce the computation latency. The proposed design has been implemented and evaluated on a Xilinx FPGA ZCU104 and achieves low computation latency (5.1 ms) with low trajectory error (0.27 state-of-the-art designs.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.