Abstract
The advantage of using block floating-point arithmetic as an alternative to fixed and floating-point arithmetic in the implementation of digital filters is considered. The block floating-point implementation of a second-order biquad digital filter structure using the Motorola DSP56000 fixed-point digital signal processor is described.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
