Abstract
This paper introduces three new bit-serial designs for the arithmetic operations of division, square-root and multiplication. The designs are novel in that they adopt the same 2's complement number system, operate on a most significant bit first data stream and use a data interleaving scheme to achieve high throughput. The communication of data between the designs is streamlined, with a minimum of control and conversion circuitry required. This allows the architectures to be used in conjunction with high speed analogue-to-digital conversion techniques such as pipelined ADCs and successive approximation ADCs. These high speed ADCs are required in complex DSP algorithms such as parametric spectral estimation, where the three arithmetic functions of multiplication, division and square-root are also required.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
