Abstract
A 6-bit sensor processing method based on a digital, memory-aided phase-locked loop (MAPLL) and BCD rate multiplier clock synchronizing, provides building blocks for low-cost Omega receivers. The method has been implemented in flight-test hardware to provide raw Omega phase data suitable for direct interface with a microcomputer navigation processor. Experimental results and simulation studies of airborne systems will be presented. This work has been supported by NASA Langley Research Center Grant NGR 36-009-017 for application to low-cost VLF methods for the general aviation pilot.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
