Abstract
We demonstrate a PNP-based bidirectional ESD protection device with base bias controlled by two pMOS transistors, realized in a 0.18- $\mu \text{m}$ CMOS process for 5–7 V applications. With respect to the conventional floating-base PNP device, very similar ESD performance is achieved. Due to the presence of extra parasitic diodes, the dc breakdown ( ${V}_{\text {BD}}$ ) and holding ( ${V}_{H}$ ) voltages are extended up to 8.0 and 7.6 V at 150 °C, respectively. Only a very limited area increase is needed and no extra mask is required for this implementation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.