Abstract
In order to design a faster CPU, it is becoming more and more complex on the CPU architecture. But many-core is incompatible with the current programming mode designed for single-core CPU. This paper proposes a Block level Hardware-based Scheduling (BHS) on many-core architecture. The two main features are: First, design and implement a block-based hardware scheduler to reduce the overhead of threads, and to get a faster communication between processing units; second, it is very applicable to small and scalable cores on many-core architecture that is tightly coupled in the cores group, loosely coupled between groups. And a variety of parallel techniques would effectively exploit.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
