Abstract
We discuss the characteristics of high-electron mobility transistors with barrier thicknesses between 33 and 3 nm, which are grown on sapphire substrates by metal-organic chemical vapor deposition. The maximum drain current (at VG = 2.0 V) decreased with decreasing barrier thickness due to the gate forward drive limitation and residual surface-depletion effect. Full pinchoff and low leakage are observed. Even with 3-nm ultrathin barrier, the heterostructure and contacts are thermally highly stable (up to 1000degC).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
