Abstract
This paper studies the design of standard CMOS two-stage operational amplifiers under power consumption and area constraints. The focus of the work is unity-gain bandwidth optimization, which is achieved by means of a procedure based on numerical analysis that allows determining the optimum sizing of op-amp transistors and the compensation capacitance as well as the best splitting of the allowed bias current between the two stages. The paper also provides a simplified algebraic solution for the case of large capacitive loads. The results from the proposed optimization procedure are compared to circuit simulation.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
