Abstract
A Markov chain analysis is presented for evaluating the average memory bandwidth of a multiple microprocessor system where the random access memory modules have a cycle time shorter than the processor cycle time. The results are useful in the design of such systems, as well as in the understanding of the effects of such processor-memory speed mismatches.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
