Abstract
A digital audio processor for a digital audio receiver having an improved automute sequence is disclosed. The digital audio processor includes automute detection circuitry that monitors the amplitude of digital audio signals before and after the application of digital filters by digital audio processing circuitry. The amplitude of the input signals are compared against a first threshold level, while the amplitude of the output signals are compared against a second threshold level. In response to the amplitude of the input signals for all of the audio channels falling below the first threshold for a selected time period, a gain stage in each channel ramps down the volume to a mute level, and pulse-width-modulation circuitry is disabled. If the output signal amplitude falls below a second threshold for a channel, the pulse-width-modulation circuitry for that channel is disabled. Hysteresis for the input signal amplitude is preferably added into the automute exit determination.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
