Abstract

This paper developed an automotive engine idle speed controller using nonlinear model predictive control and the Firefly Algorithm for Idle Speed Engine (NMPC-FA-ISE). The designed NMPC-FA is implemented on a field-programmable gate array (FPGA). The Vivado HLS tool performs the complete design flow for FPGA platforms. It was adopted and used where different optimization techniques are applied to achieve the best performance. Moreover, the Firefly swarm optimization algorithm (FA) was employed to handle the nonlinearity of NMPC instead of traditional techniques. An Engine Idle Speed Controller (ISC) is used to demonstrate the suggested NMPC and FA implementation solution on Python Productivity for the ZYNQ platform (PYNQ). The experimental results of the proposed approach proved that the FPGA implementation of the proposed NMPC-FA achieved satisfactory control performance for the engine idle speed control with a fast response time and acceptable power consumption according to the area occupied on the board.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call