Abstract

An approach to modeling BiCMOS circuitry in which a simulation card desk is produced directly from the circuit layout artwork is described. The cards contain sufficient information about the device dimensions and net interconnections to form a complete circuit model. The approach allows extensive integration of the devices into an optimal layout and includes the interaction of a PFET and an NPN built in the same well. The active device menu includes NFETs, PFETs, NPNs, and resistors. Parasitic capacitances associated with the source and drain diffusions are calculated and a resistor mesh in the subcollector is created. The individual steps leading to the formation of the circuit model are described, and examples of bipolars and BiCMOS circuits are shown. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.