Abstract
Hardware architects have been designing and introducing interesting and feature-rich architectures to handle emerging workloads. When a new architecture arrives, compilation is usually primitive in the initial few years before automatic code generation and optimizations get mature. This has been true with most architectures in the past, including central processing units (CPUs) and SIMD-style CPU extensions; emerging hardware accelerators are no exception.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
