Abstract
This paper proposes the architecture and a graphical-based analysis for a digital asymmetric dual-edge (ADE) carrier-based pulse width modulator (PWM). In its digital version, it retains some advantages offered by the analog implementation. Indeed, in single-sampling operation, the phase-delay introduced by this modulator is always less than or equal to the one obtained with the trailing-triangle edge (TTE) carrier. Moreover, by combining the advantages given by the ADE carrier and the double-sampling of the modulating signal, it is possible to realize a digital modulator with a null phase-delay. Since the proposed ADE carrier-based digital pulse-width modulator (ADE-DPWM) operates at a variable switching frequency, synchronization strategies between the carrier and the sampling instants may be required for some applications. Reliable synchronism correction architectures are therefore proposed and discussed. The developed model is validated through simulation and experimentally on a 20 kHz, 9 kW single-phase voltage-source inverter (VSI) case study. The experimental tests include a comparison with the DPWM architecture based on the TTE carrier.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
