Abstract
Abstract The paper focuses on the theoretical design of a fast analog pulse processing (APP) solution implemented in an ASIC for X-ray spectroscopy. In particular, the APP is cascaded to the front-end combination of silicon drift detectors (SDDs) with state-of-the-art CMOS charge sensitive preamplifiers (CSAs). The limitations of APP are assessed in terms of energy resolution, spectrum quality, and high-throughput capability. The study has been conducted for the systematic assessment of: (i) analysis of the shaping amplifier, considering series noise, ballistic deficit immunity, and pile up immunity; (ii) detector optimization, to minimize the ballistic deficit effect; (iii) analysis of analog-based pile up rejection (PUR) strategies; and (iv) maximum throughput estimation taking into account the chosen specifications of the analog processing channel. Theoretical and simulation findings are complemented by the experimental results achieved with an APP demonstrator, which are also compared to the corresponding ones obtained from a standard digital pulse processor (DPP), showing the competitiveness (in addition to scalability) of APP.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have