Abstract
Division-free algorithms for solving the linear algebra problems and their applications in signal/image processing have attracted interests in parallel processing. In this paper the design of systolic array processors for solving linear systems of equations using division-free Gaussian elimination method is presented. The design is based on a systematic approach which constructs array processors systematically by first investigating parallel versions of the division-free algorithm and their three-dimensional dependency graphs, and then generating the planar systolic array processors by projecting the dependency graph along properly selected directions. The resulting array processors are synthesized and analysed. It is shown that some array processors are optimal. The key for designing an optimal array processor is to design a parallel algorithm whose dependency graph is well-structured. The array processors are optimal in terms of number of processing elements, number of input/output ports, time of processing and pipelining period.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
