Abstract
AbstractAn area‐ and energy‐efficient encoding method and encoder architecture are proposed for the quasi‐cyclic low‐density parity check (LDPC) in near‐earth applications recommended by the Consultant Committee for Space Data Systems. The proposed encoding method reduces the computational complexity using a switch network before bit XOR operations in vector–matrix multiplication. A fully parallel LDPC encoder is implemented on the Taiwan Semiconductor Manufacturing Company 90 nm complementary metal oxide semiconductor (CMOS) technology, achieving a throughput of 10.06 Tbps with the lower area and energy utilization.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
