Abstract

An attempt has been made to classify the architectural styles suited for application-specific high-throughput DSP (digital signal processing) applications. In principle, they can be classified between the two extremes of cooperating multiplexed data paths and regular arrays which adopt hard-wired control flow with low hardware sharing. Three DSP subclasses have been identified according to the required sample rate in combination with the regularity and modularity of the flowgraph and the types of operation which are involved, such as straightforward arithmetic or complex decision making with loops and branches. Correspondingly, three architectural strategies have been identified as efficient candidates for realization, namely, microcoded multiprocessors, cooperating multiplexed data paths, and regular arrays. Architectures exploiting large hardware-sharing ratio's which are more suited for the back-end modules in the target DSP system are investigated. Realistic test vehicles are discussed in order to evaluate the alternatives. Moreover, guidelines have been extracted to select such an ASIC (application-specific integrated circuit) architecture. These are dependent on the required throughput, the structure of the algorithm, and the corresponding signal flowgraph.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.