Abstract
This paper presents a pole-zero placement approach for designing arbitrary-order time-mode filters for anti-imaging (reconstruction) applications. One application is for phase-domain sigma-delta modulation involving digital-to-time converters. The time-mode filters are constructed from an th-order type-II PLL single-loop feedback structure involving an active loop filter of order . The tradeoffs in terms of PLL order, noise bandwidth, settling- and lock-time, and the impact of the voltage-controlled oscillator (VCO) phase noise on the performance of the time-mode filter are investigated. A sixth-order PLL is designed and fabricated on a printed circuit board and is used to validate the proposed synthesis method. In addition, an all-digital phase stimulus generation method well suited to a digital scan-based design-for-test (DFT) approach for testing the frequency response behavior of time-mode filters and other PLL-based designs is proposed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Regular Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
