Abstract

The analysis of the behavior of Charge Pump Phase-Locked Loop (CP-PLL) is a challenging task due to its mixed-signal architecture. Out of its two types, i.e. Current Switched CP-PLL (CSCP-PLL) and Voltage Switched CP-PLL (VSCP-PLL), the prior produces symmetrical pump currents, resulting in an appropriate transient performance to be analyzed. The loop parameters are important to set the gain, target frequency, and assure the stability of the system. The more important is the bandwidth of the loop, which is dependent on the loop filter parameters to perform stable operation and locking time. In this paper, the impact of loop parameter variations on the overall transient behavior of the system is investigated. It has been shown that loop parameters play an important role to ease the design of mixed-signal PLLs.

Highlights

  • The Charge Pump PhaseLocked Loop (CP-PLL) is a mixed-signal architecture [1]

  • A subsequent pulse width modulated current signal is produced by the combined Phase-Frequency Detector (PFD)-CP operation, which is the supplied to the Loop Filter (LF) circuit to establish a fine-tuned quasi-dc signal, driving

  • Most research attention has been given to the Current Switched Charge Pump (CSCP) PLL, as it ideally provides a symmetrical pump current, resulting in suitable transient response which is simpler and easier to be analyzed, as compared to that of Voltage Switched Charge Pump (VSCP) which delivers asymmetrical pump currents to the electrical load of the LF, resulting in varying gain of the control system and affecting its tracking ability

Read more

Summary

INTRODUCTION

The CP-PLL is a mixed-signal architecture (i.e. a combination of digital and continuous time components) [1] It is an essential building block in a variety of applications ranging from Radio Frequency (RF) communication like FM modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage-to-frequency conversion and clock and data recovery, Doppler shift frequency, mobile and wireless communication, servo control systems, and smart system applications [2,3,4,5,6]. Most research attention has been given to the Current Switched Charge Pump (CSCP) PLL, as it ideally provides a symmetrical pump current, resulting in suitable transient response which is simpler and easier to be analyzed, as compared to that of Voltage Switched Charge Pump (VSCP) which delivers asymmetrical pump currents to the electrical load of the LF, resulting in varying gain of the control system and affecting its tracking ability. The results are compared with those obtained from the linear transfer function model of VSCP-PLL in the locked state to further verify its validation for the analysis of VSCP behavior

THE PECULIAR EFFECT IN THE VSCP-PLL ARCHITECTURE
TRANSIENT ANALYSIS OF 2ND ORDER VSCP-PLL
Loop Filter Parameter Variations
CONCLUSION

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.