Abstract
The high coding efficiency enabled by the H.264 standard comes with substantially greater algorithmic complexity as compared to that of existing standards. This additional complexity complicates very much the implementation and optimization tasks. However, efficient implementations on different platforms exist that achieve real-time constraints in several video applications. One such good example is UB Video's implementation of an H.264 Baseline encoder on the Texas Instruments' TMS320DM642 (DM642) Digital Signal Processor, which can achieve good speed-quality trade-offs in video conferencing applications. In this work, we analyze and optimize UB Video's implementation of its H. 264 Baseline encoder on the DM642. As a result, we have been able to improve memory transfer efficiency and reduce execution time, reducing the total number of encoder cycles by 18% without any loss in video quality.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
