Abstract
The theoretical efficiency of the class E frequency multiplier with arbitrary output frequency can reach 100% by controlling the phase of the output current to satisfy the ZVS/ZVDS condition. It is necessary to select the appropriate value of the shunt capacitance of the frequency multiplier for satisfying these two conditions. In general, the shunt capacitance of the transistor consists of the linear external capacitance and the nonlinear parasitic capacitance. Therefore, the conventional design method of treating shunt capacitance as purely linear is not accurate enough. In this brief, a class E frequency multiplier with shunt linear and nonlinear capacitances at any duty cycle is analyzed and designed, and the design curve is given in detail. The simulation and experimental results show high agreement with the theoretical analysis result.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
