Abstract
A novel CMOS analogue circuit is proposed, which can be used to perform vector normalisation with respect to a Euclidean measure, with a bias circuit for all inputs and only four transistors per input. It is very fast, with < 1% linearity error over a decade of the norm of the input vector.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
