Abstract
The paper presents the evolution of analogue synthesis techniques and present recent research results into automated analogue synthesis in the context of VHDL-AMS. The emergence of VHDL-AMS provides a basis for a new approach to analogue and mixed-signal circuit synthesis. Like digital VHDL, VHDL-AMS supports process-level parallelism and provides constructs to describe process communication and signal assignments. This gives rise to a development of architectural analogue synthesis techniques that would be analogous to the well-established methods in digital synthesis based on high-level VHDL or Verilog descriptions. Two sample synthesis systems based on VHDL-AMS, i.e. VASE and NEUSYS are presented.
Submitted Version (Free)
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.