Abstract
AbstractBased on the relaxation digital‐to‐analog converter (ReDAC) architecture and the capacitor charge/discharge function under discrete time conditions, this paper proposes a new mathematical model for the output voltage of the ReDAC to implement the unconstrained relaxation DAC (Uc‐ReDAC). The system clock calibration is not required. An adaptive probabilistic binary particle swarm optimization (AP‐BPSO) algorithm is proposed for solving the binary coding configuration problem under the Uc‐ReDAC model. Simulation results show that the 8‐bit (10‐bit) Uc‐ReDAC has an average sampling rate of 7.9 MS/s (6.76 MS/s).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
