Abstract
This paper presents detailed over view of four different novel memristor-based nano-crossbar structures that are employed for designing a Non-Volatile Look-Up Table (NVLUT) of a Field Programmable Gate Array (FPGA) with particular focus on efficient READ and WRITE operations; techniques to overcome the effect sneak path current on unselected memristors. Cross-point memory array structure, MOS accessed memory array structure, Memory array structure with transistors at BL and Columns isolated memory array structure are the different structures considered in this paper. The paper analyzes in detail about the LUT structures and their WRITE and READ operations. Also the analysis on the SPICE simulation results of the READ and WRITE delay, energy dissipation and energy delay product of four LUT structures are presented. Among the LUT structures, Columns isolated memory array structure seems to be potential candidate for NVLUT as it eliminates the effect of sneak path current on the unselected memristors. Also it showed a fast WRITE time, significantly reduced READ power dissipation and no power dissipation in the stand-by mode. In addition, it eliminates the write half-select issue. Moreover, it prevents the data integrity when compared with other structures as this structure has better controllability of the NSPs for the unselected memristors.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.