Abstract
This paper focuses on a description of a CMOS Current Steering Logic (CSL) approach, intended to work in a low voltage mixed-mode environment. Performance criteria as well as a design methodology are reviewed. The design flow adopted to implement CSL gate layouts is discussed. Finally, a CSL library has been developed and validated by the implementation of an algorithm used in an offset compensation scheme for a CMOS operational amplifier.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
