Abstract
In this paper, a fast transient response output capacitor-less low dropout (OCL-LDO) regulator with low quiescent current is presented. A current-mode common-gate differential transconductance amplifier is paired with a push-pull output stage to achieve high slew rate at low quiescent currents. Coupling capacitors are embedded to provide feedback paths to get rid of the limit of bypass bandwidth and a pair of common-mode feedback resistors are used to adjust the dynamic current to improve the transient response performance of the error amplifier. The proposed OCL-LDO is implemented in CMOS 180 nm process, the power supply ranges from 2.5 to 4 V and achieves a stable 1.8 V output over a load range of 0.2-10 mA. The simulation results show that under the maximum load current change, the output voltage spike at 100 ps edge time is less than 340 mV, the settling time is 2.2 us, and the measured quiescent current consumption is 9.25 uA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
