Abstract
Through the discussion of the structure and the design process about micro-programmed control unit (MCU) in CPU soft-core. An optimized design method of next-address shift logic in MCU is presented in this paper by designing instruction operating code and arranging microinstructions storage. Some of codes using Verilog HDL are given. Simulation result indicate that this method is practical and has reference value in designing CPU soft-core based on the FPGA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
