Abstract
In this paper the computer-aided design flow of asynchronous interface circuits is discussed. The different steps of the complete design flow are briefly touched upon. As novel contributions, we propose a methodology, starting from a formal Petri-net based specification model that allows analysis and validation of these specifications and resulting in VHDL based netlists. Therefore we present general technology mapping methods in order to use their results for a comprehensive synthesis process. Using the presented methods and integrating them into our object oriented design environment, a complete asynchronous design flow is supported. The presented system provides links to existing state of the art asynchronous and synchronous circuit synthesis tools and implements a consistent design methodology for asynchronous circuit engineering.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
