Abstract
This paper has proposed an improved single phase software phase lock loop (SPLL) with the ability of grid voltage DC and harmonics components suppression. An orthogonal signal generating method by frequency adaptive time delaying has been proposed to eliminate the grid voltage DC component, and frequency adaptive moving average filter (MAF) has been adopted to suppress the grid voltage harmonics. The loop transfer function has been deduced and the control parameter design of the MAF and SPLL controller has been detailed to balance between stability, overshoot and response time. Simulation experiments have shown that the proposed SPLL can correctly lock the fundamental frequency and phase even if there are large amounts of DC and high order harmonics components in the grid voltage.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
