Abstract
In this express, we have proposed an improved architecture for designing efficient modulo (2n-2p+1) multipliers on the condition n≥2p. The proposed modulo (2n-2p+1) multipliers can improve the current state of the art by 7.7-42.5% in terms of area and 13.1-44.2% in terms of performance delay on the average or by 60.5% in terms of area with the equivalent delay performance.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.