Abstract
Abstract The second phase of the IARPA Circuit Analysis Tools (CAT) program, which ended in June 2015, focused on the development of prototype tools to demonstrate scalability to the 10 nm node. Our guest columnist, IARPA Program Manager, Carl E. McCants, provides a summary of what the participating teams accomplished.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
