Abstract

This paper presents an FPGA-based middlebox architecture with dynamically reconfigurable application plane implemented with NetFPGA CML. The application plane circuitry can be remotely reconfigured at run-time to enable functional update for optimization, customization, and extension. The proposed reconfigurable application plane exhibits high degree of flexibility to support dynamic functional module allocation in FPGA-based network systems. The reconfigurable application plane is implemented by leveraging the dynamic partial reconfiguration feature in FPGA device. A management plane is required to handle the remote dynamic partial recon-figuration. With customized reconfiguration controller in the management plane, the reconfiguration throughput higher than 3.19987 Gbps is achieved, which is significant to minimize the duration of service interruption.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.