Abstract

A Gas Electron Multiplier Readout Chip (GEMROC) is an Application Specific Integrated Circuit (ASIC) dedicated for 2-dimensional (2-D) strip readout of a Gas Electron Multiplier (GEM) detectors. The ASICs deliver the amplitudes and time coordinates of the signals recorded on two sets of orthogonal strips. Timing information is used for finding coincidences of signals on two spatial coordinates and amplitude information is used to find the centre of gravity for the cluster of signals belonging to the same detection event. In this paper we present a Field Programmable Gate Array (FPGA) Ethernet based compact readout system dedicated for these ASICs. The readout system consists of two synchronized FPGA-ADC boards connected to four front-end boards, each one equipped with two GEMROCs. Both FPGAs are connected to a host PC using separate Gigabit Ethernet links. The DAQ PC is equipped with a dedicated C++ based software which is responsible for a configuration of the FPGAs and ASICs settings, storing all the incoming data as well as online/offline data reconstruction and visualization.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.