Abstract
This paper discusses the design and implementation of a flexible real-time system architecture for dealing with the I/O bottleneck in high-performance real-time systems. The system uses FPGAs together with high level programming tools to maximise ease of use.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
