Abstract
The nonlinearity of the multi-level digital-to-analog converter (DAC), arising from element mismatches, is a critical issue in the design of multi-bit Delta-Sigma modulators (DSMs). In this brief, we propose an extremely linear multi-level DAC that requires no trimming, calibration, or dynamic element matching for continuous-time DSMs that are sensitive to loop delays. The proposed DAC combines a tri-level switched-capacitor circuit with a pulse-width-modulation (PWM) scheme modified to eliminate the nonlinearity-causing signal-dependent timing of the PWM pulses. Theoretical analysis and Monto-Carlo simulations verifying the linearity of the proposed DAC are presented.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
