Abstract
In this paper, an external capacitor-less low drop-out (LDO) voltage regulator with superior power supply rejection (PSR) and small transient ripple is described. The proposed LDO has the advantages of wide-band PSR and fast transient response while consuming only 18μA of quiescent current. Simulation results show that the LDO designed in a mainstream 0.18μm CMOS technology presents a PSR better than -55dB up to 1MHz when loaded by a 100pF capacitor. The peak-to-peak undershoots and overshoots are less than 75mV when load current pulses from 0 to 50mA with 1μs rise/fall times. Load regulation is around 30mV/mA and output voltage deflection is under 75mV when sweeping the load current in the range 0-50mA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
