Abstract

This intelligent and automatic chip apportioning system supports the design engineer during the implementation phase of amicrocomputer based system. It frees him from the tedious work of counting basic cells and pins and gives him a number of alternative proposals. The verification of the implementation proposal is done automatically. Thus the designer has more time to look for an optimal solution. The system can be easily adapted to future technologies by expanding the knowledge base. In the future the output of the system may be used as an input to a silicon compiler.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.