Abstract
A compact waffle MOSFET using an enhanced waffle-layout strategy is presented together with the comparison with the traditional waffle design. The enhanced compact waffle MOSFET’s have been fabricated using a 0.35-μm standard CMOS process. The true compactness of the enhanced compact waffle design is verified by the experimental results which show a reduction of about 25% in drain diffusion capacitance per unit transistor width but without any performance compromise in driving current, transconductance and subthreshold characteristics of the waffle MOSFET. With its compactness, the enhanced waffle layout uses about 35% less active device area compared with the multifinger counterpart. All these benefits are obtained without any extra processing cost.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.