Abstract
This paper describes a fat tree based Network-on-Chip (NOC) system. The fat tree includes processing nodes and communication switches. IP node has a message generator unit which randomly generates messages to different destinations with different packet lengths and buffering. Switches use wormhole routing with virtual channel mechanism. The switch consists of the following units: router, input/output link controllers and arbitration units. A simulator has been developed in C++ to analyze the proposed architecture. Moreover, a VHDL model for the employed algorithms has been simulated and prototyped (partially) in FPGA technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
