Abstract
Techniques to determine subarrays when processing elements (PEs) of very large scale integration (VLSI) arrays become faulty have been investigated extensively. In this paper, we propose a maximum satisfiability (MaxSAT)‐based method for the reconfiguration of a two‐dimensional degradable VLSI array with faulty PEs. A MaxSAT model is developed such that the target array can be constructed utilizing the efficient MaxSAT solver. Using the proposed method, we are able to find a maximum logical array with the least number of long interconnects and minimizing the number of the long interconnects that will lead to less rerouting costs. Experimental results show that the proposed method is able to reduce most redundant interconnects for the host array compared to earlier works. © 2018 Institute of Electrical Engineers of Japan. Published by John Wiley & Sons, Inc.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEJ Transactions on Electrical and Electronic Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
