Abstract
Real-time applications of discrete wavelet transform (DWT), like video and audio compression, necessitate fast computation of DWT. Full-custom VLSI devices have been used for fast, though expensive, implementations of DWT. Field-programmable gate array (FPGA) architectures offer economical but area-constrained implementation of DWT. The paper proposes an efficient FPGA architecture for DWT as well as inverse DWT (IDWT). Use of distributed arithmetic allows us to do without area-consuming multipliers in the present realization. The proposed architecture is modular and allows extension to any precision without much effect on the clock frequency. Simulation results have established that the proposed fast implementation scheme can produce high-quality reconstructed signals.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
