Abstract
A 9.6 Kbits/sec digital coherent QPSK modem implementation is described which employs single TMS320C25 DSP systems and uses all-digital phase- locked-loops to realize the receiver synchronization. Attention is directed toward an efficient algorithm, this being achieved through optimization of the assembly language program.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have