Abstract
A global compacter is presented for digital signal processors. The global compaction algorithm outlined demonstrates that optimal or near-optimal code can be produced for digital signal processing (DSP) chips by employing conventional compiler optimization techniques in conjunction with a global compacter and a loop pipeliner. Code can be efficiently compacted across basic block boundaries as well as within basic blocks. The loop pipeliner produces optimal or near-optimal pipelined loops for any looping structure. The global compacter can be used by both high-level-language compilers and hand assemblers. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
