Abstract
An ASIC has been designed to perform functions including digital quadrature demodulation and signal detection on an intermediate frequency signal sampled at 400 MHz in electronic warfare receivers. This performance is achieved through a fully pipelined, parallel architecture implemented on a GaAs gate array. The hardware complexity is minimized by careful cost-performance tradeoffs in the design of the algorithms. >
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
