Abstract
In this paper, we propose an approach to H∞ controller synthesis problem for linear systems with time-delay, when the control input is constrained. This approach is based on a state reachable set analysis. We deal with a case of memory state feedback controllers.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
